We demonstrate the operation of low-power reflective S-SEEDs with 6-ps switching times at a 2-Volt bias. Efficient refractive micro-optics are used to optically interconnect multiple S-SEED gates. The technology platform is expected to enable dense photonic logic circuits for high-speed telecommunications-related applications.
Introduction
All-optical data processing can be advantageous in network applications that require the manipulation of ultrafast optical data at full line rates (i.e., at 40 Gb/s and above). The implementation of photonic logic circuits with high computational complexity requires a flexible device technology that is both low in power and readily scalable to high gate counts. Symmetric self-electrooptic effect devices (S-SEEDs) are bistable, semiconductor-based photonic devices well-suited to these requirements: They can function as cascadable latching NAND and NOR gates [1] , exhibit low switching energy, and can be integrated into systems with thousands of gates [2] .
Previously, we described significant technological advances over earlier efforts in the field, including: demonstrating S-SEEDs operating at 1550 nm (vs. 850 nm) [3] , increasing device switching rates (by a factor of 5) [4] , and employing diffractive micro-optics to compactly interconnect multiple S-SEED gates [5] . For system operation at telecommunications wavelengths (i.e., near 1550 nm), several obstacles still remained, as high bias voltages were required for fast switching (yielding high power dissipation), rapid switching was measured only on non-cascadable transmissive S-SEEDs, and poor interconnect efficiency resulted from unavoidable diffractive micro-optic losses.
In recent months, we have overcome many of these limitations, significantly maturing S-SEED technology and improving its scalability to higher speeds and gate counts. This paper discusses several important experimental developments:
1. The fabrication and characterization of fast, reflective S-SEED devices suitable for multigate integration, 2. A reduction in required bias voltages for lowpower switching, and, 3. The demonstration of low-loss refractive microoptic interconnects fabricated by single-point diamond turning (SPDT) suitable for chip-scale integration of S-SEED-based circuits.
1550-nm High-Speed S-SEEDs
The S-SEED gate shown in Figure 1 consists of a pair of series-connected p-i(MQW)-n diodes with 25-ȝm active diameters. System scalability concerns set the device design goals, which include fast switching rates, high responsivity, and large optical contrast, all at low bias voltages to minimize power dissipation. The present structure simultaneously achieves these objectives through careful optimization of the ~0.9-ȝm thick multiple quantum well (MQW) InAlGaAs intrinsic region. High optical absorption contrast is realized through the use of biaxial tensile strain in the wells. Rapid carrier sweep-out is achieved at low voltages using extremely shallow quantum wells, while high-conductivity contact layers minimize the in-plane series resistance. InAlGaAs/InAlAs distributed Bragg reflectors (DBRs) with ~90% reflectivity are grown below the diodes to enable top-illuminated operation, and precise control of the structure thickness provides FabryPerot cavity resonant enhancement. 
Low-Loss Refractive Micro-Optics
The compact footprint of a single S-SEED device allows high-density integration of many gates to form higher-level logic circuits. In this approach, free-space interconnections are made between multiple S-SEED gates using arrays of micro-optics for focusing and beam routing. While our previous work utilized an interconnect with ~40 diffractive microlenses, it was determined that the limited efficiency of 9781-4244-3856-3/09/$25.00 ©2009 IEEE diffractive elements could never be sufficiently overcome and would restrict scalability. Here, we describe the use of a micro-optic interconnect assembly based on SPDT aspheric microlenses and shown in Figure 2 . This multilevel optical interconnect has been simulated extensively using commercial optical modelling packages and prototyped in-house from a moldable thermoplastic, Zeonex E48R. The theoretical analysis, fabrication, and characterization of the refractive interconnect will be discussed during the talk. 
Integrated S-SEED Switching
Initial high-speed testing of integrated S-SEED gates has been performed using optical pump-probe techniques realized with fiber-based hardware. A single S-SEED device was repetitively switched between its bistable operating points using SET and RESET pulses derived from a passively modelocked fiber laser with a 2-ps pulsewidth. The state of the device was monitored using weak probe pulses from the same source, with an optical delay stage allowing rapid mapping of the switching transition characteristics. All optical signals were delivered to the S-SEED assembly by a 2-D fiber ribbon array and focused onto the SEED apertures using the refractive interconnect described above. As seen in Figure 3 , the device switches with a transition time (80%-20%) of 6 ps, which is adequate for 40-GHz gate operation and is likely somewhat limited by the measurement bandwidth. Switching speed reaches a maximum at a bias of just over 2 V, which is consistent with our measurements of the cross-well hole saturation velocity E-field for the S-SEED MQW material. Faster switching could be achieved through the use of a thinner absorbing region to reduce carrier transit times, but at the expense of reduced modulation contrast.
Discussion
The use of high-speed reflective S-SEEDs represents a new technology choice for all-optical data processing in telecommunications-related applications. We describe several advances in the maturity of S-SEED photonic logic technology, including high-speed switching of reflective devices, a significant reduction in bias voltage and power, and integration with high-performance refractive micro-optic interconnects. These steps should be instrumental in the development of multi-gate photonic logic circuits based on ultrafast S-SEED devices.
